Abstract-We present efficient method for reducing test accommodate the needs of embedded cores [3] . In [4] the application time by broadcasting test configuration. We efficient technique for test data volume reduction based on compare our method based on single, multiple, in-order the shared scan-in (ILS) architecture and the scan chain mapping, even distribution, nearest signal probability reconfiguration architecture is proposed. matching, and in-order pseudo-exhaustive method. The
In the ILS architecture a single long scan chain is divided results of our experiments indicate that our method into many short segments, all of which are parallel loaded reducing the test pattern number and the test application with the same vector. This method can effectively reduce time by running the ATPG tool provided by SIS.
both test data volume and test application time [5] and [6] .
In this paper we shall describe a broadcast scan In this phase, we try to evenly distribute the minimum becomes the important problem. The "virtual connection the CUT(l).The CUT (1) exists a strictly increasing sequence <i1 . . ,ik> of indices circuit" is just for ATPG process to generate common test of X such that for all j = 1,2,..., k. For example, Z =<B, C, vectors that are effective for all test circuits [10] .
' ' ' pattern. We proposed a method to find the optimum Figure 3Broadcasting test configuration broadcast scan architecture. Our method tries to assign pair (b,e) and (c,f) for 1-1 mapping method. The test width equal similar flip-flops to the "same position" in each CUT scan to 5, and the test pattern number is equal to 10. In this way, chain. we can easily reduce the test application time from 8x9=72
The heuristic method first generates complete to 5x10=50. In this paper, we present efficient method for specified test sets for the each circuit under test. The test reducing test application time by broadcasting test sets can represented two-dimensional matrix where each configuration. We used the balance and longest common row is a test vector and each column is the values that will subsequence method. Our method tries to balance assign be assigned to a single flip-flop of the circuit. For any two pairwise similar flip-flops to the same position in each scan columns, we can used the longest common subsequence chain.
method to compute these matrix are similar flip-flop value to the same position. An example test sets for circuit A and 3 HEURISTIC METHOD B in Figure 4 in which only X1 and Y3 have the most
In this section, we show that our proposed method for number of the LCS is 5. We can bind together Xl and Y3.
broadcasting scan configuration. We call this method the balance and longest common subsequence (BL) algorithm. Next two subsections we will illustrate these two phases in detail.
Test Set A Test Set B the single scan chains method, the multiple scan chains method, the 1-1 in-order mapping method, the even The number of LCS is 5 4 distribution method, the nearest signal probability matching The 8th of Table 2 show the results of our method 0 10 01 1 00 0 0 00 00 X 1 0 1 0 1 1 1 1 1 1 0 1 1 0 0 0 0 1 0 0 1 1 0 0 1 0 1 
